



(11) EP 0 899 743 A2

(12)

(51) Int. Cl.⁶: **G11C 15/04**

(21) Application number: 98202045.5

(22) Date of filing: 18.06.1998

(72) Inventors:

- **Schultz, Kenneth James**
Kanata, Ontario K2K 2B6 (CA)
- **Gibson, Garnet Frederick Randall**
Nepean, Ontario K2G 5V5 (CA)
- **Shafar, Farhad**
Nepean, Ontario K2J 4K8 (CA)

(30) Priority: 28.08.1997 US 919227


(71) Applicant:
NORTHERN TELECOM LIMITED
Montreal, Quebec H2Y 3Y4 (CA)

(74) Representative:
Humphrey-Evans, Edward John et al
Nortel Patents
London Road
Harlow, Essex CM17 9NA (GB)

(54) Content addressable memory system

(57) A system includes a plurality of content addressable memory (CAM) chips which are cascaded and connected to a common bus. Each of the CAM chips provides search results (hit, match address and multiple match). A hit signal and a multiple match signal are propagated from chip to chip. A system hit result is

given from the furthest down stream CAM chip. The match address result of the system is given from the common bus, where on-chip self-timed signals guarantee that there is no driving contention on the bus.

**FIG. 2**

EP 0 899 743 A2

Description

TECHNICAL FIELD

- 5 [0001] The present invention relates to a content addressable memory (CAM) system in which a plurality of CAM chips are cascade-connected.

BACKGROUND INFORMATION

- 10 [0002] In known CAMs, data is selected based on contents, rather than physical location. This function is useful for many applications, especially when performing a look-up for the purposes of mapping from a long identification word to a shorter word. This operation is required in many telecom functions, including Asynchronous Transfer Mode address translation.

- [0003] Often, system storage requirements exceed the number of entries stored on a single CAM chip. Multiple chips are then required, and it is necessary that a means be developed to cascade these multiple chips such that they may be searched as a single entity. An appropriate "user-friendly" cascading capability enables the same chip to be used in a range of systems with different capacity requirements, and allows for easy expandability and scalability, as well.

- [0004] United States Patent No. 5,568,416 granted to K. Kawana et al on October 22, 1996 discloses an associative memory in which multiple CAM chips are cascaded by propagating result address and status through all chips in the cascade. Each chip contains a status register for itself, and another for all upstream chips. It also discloses means of identifying the last device in the cascade, and separate storage areas for common and unique data entries.

SUMMARY OF THE INVENTION

- 25 [0005] It is an object of the present invention to provide an improved content addressable memory system.

- [0006] According to one aspect of the present invention, there is provided a system comprising: a common bus; and a plurality of content addressable memory (CAM) chips which are cascaded and connected to the bus, each of the CAM chips comprising an array of core cells of w words \times b bits and encoding means, the core cell comprising data storage means, the CAM chip being able to provide through the encoding means hit and match address signals resulted from search operation, each of the CAM chips comprising: means for propagating the hit signal from chip to chip; and means for providing the address signal to the bus.

- [0007] Preferably the CAM chip further comprises driving means for deciding which CAM chip is allowed to provide the address signal to the bus. Preferably the driving means comprises means for preventing more than one CAM chip from providing the address signal to the bus simultaneously. Alternatively, the chip comprises means for causing the driving means to be disabled based on signals generated on-chip and enabled by a signal propagating from upstream in the cascade.

- [0008] Preferably the system comprises means for observing the search results for the cascaded CAM chips from the hit signal of the furthest-downstream chip and the match address signal on the bus.

- [0009] Preferably the system comprises means for determining the priority of chips in the cascaded CAM chips by position, such that the further upstream a chip is, the higher the priority.

- [0010] Preferably each of the CAM chips further provides multiple match indication on search operation through the encoding means and further comprises means for propagating the multiple match indication from chip to chip. Preferably the system comprises means for observing a multiple match status of the cascaded CAM chips at a multiple match output of the furthest-downstream chip.

- 45 [0011] Preferably the CAM chip further comprises means for providing the match address signal to the bus in a sequence of subsequent cycles in a case of more than one match address.

- [0012] Preferably the system comprises means for encoding the ordinal location of the highest-priority chip with a match from among the cascaded multiple CAM chips. Preferably the system comprises means for providing the match address signals, encoded ordinal location, and/or associated data.

- 50 [0013] Preferably the CAM chip further comprises self-timing means for generating a self-timed signal for the chip's operation, in response to a clock signal.

- [0014] Preferably the self-timing means comprises means for making a first transition of the self-timed signal in response to the clock signal.

- [0015] Preferably the self-timing means comprises means for making a second transition of the self-timed signal at such a time that search results on-chip are guaranteed to have been generated prior to the second transition.

- [0016] Preferably the self-timing means comprises a time delay chain, with the self-timed signal a first edge initiated by the clock signal, and a second edge initiated by a delayed clock signal.

- [0017] Preferably the self-timing means comprises a model match line in a NOR-type CAM array, which runs over a

model row composed of modified core cells, such that only the farthest bit from the encoding means is a mismatch, all others match, and the slowest possible match line transition is generated.

[0018] Preferably the self-timing means comprises a model match line in a NOR-type model row, in one of a plurality of word slices, modelling delay through the encoding means, and initiating the rising edge of the self-timed signal, while the falling edge is initiated by a model global data line, which also indirectly initiates transitions on search result signals.

[0019] Preferably the self-timing means comprises at least one model match line chain in a NAND-type CAM array, running through a model row, comprising modified core cells which always match, generating the slowest possible match line transition, the transition being a match.

[0020] Preferably the self-timing means comprises a model match line in a NAND-type model row, in one of a plurality of word slices, modelling delay through the encoding means, and initiating the rising edge of the self-timed signal, while the falling edge is initiated by a model global data line, which indirectly initiates transitions on search result signals.

[0021] Preferably the CAM chip further comprises tri-state drivers onto the common match address bus, with their enables logically controlled by a three-input AND gate, having as inputs: the self-timed signal, the inverted hit-propagation input signal and the on-chip hit result.

[0022] Preferably the CAM chip further comprises means for determining the hit output of each CAM chip being logically determined as the logic OR of three signals:

the inverted self-timed signal;
the hit input signal; and
the on-chip hit result.

[0023] Preferably the system further comprises a four-input OR gate, wherein the self-timed signal being optionally decomposed into two inputs of the four-input OR gate, with one input being a delayed self-timed signal so as to widen the self-timed signal pulse to allow for the delay due to the combination of search results from among multiple on-chip CAM arrays.

[0024] Preferably the CAM chip comprises a plurality of CAM arrays and the self-timed signal is the logic OR of:

a fast self-timed signal generated directly by one of the CAM arrays; and
a slow self-timed signal generated by logic circuitry which models the delay experienced by a hit signal logic circuit.

[0025] In the system, a system hit signal resulted from search operation of the CAM chip is propagated from chip to chip. A system hit result is given from the down stream CAM chip and a system match address result is given from the common bus. The system functions as a single multi-chip CAM with $n \times w$ words, n being the number of the CAM chips.

[0026] Each CAM chip may further comprise driving means for deciding the CAM chip allowed to provide the match address signal to the bus. The driving means comprises means for preventing more than one CAM chip from providing the address signal to the bus simultaneously.

BRIEF DESCRIPTION OF THE DRAWINGS

[0027] An embodiment of the present invention will now be described by way of example with reference to the accompanying drawings in which:

Figure 1A illustrates conceptual view of a single CAM array and its output signals;

Figure 1B illustrates the implied location of the CAM array within a single CAM chip;

Figure 1C illustrates the simplest possible connection of the CAM array to chip pins;

Figure 2 is a block diagram of a system including a plurality of CAM chips which are cascaded, according to an embodiment of the present invention;

Figure 3 illustrates the system with circuitry for determining a bus driving CAM chip;

Figure 4 is a timing chart showing self-timed signal and on-chip search results;

Figure 5 illustrates logic gates for implementing cascading the CAM array;

Figure 6A is a timing chart showing relative timing of on-chip signals responsive to the transition from 0 to 0 of a propagation-in hit signal;

Figure 6B is a timing chart showing relative timing of on-chip signals responsive to the transition from 1 to 0 of the propagation-in hit signal;

Figure 6C is a timing chart showing relative timing of on-chip signals responsive to the transition from 0 to 1 of the propagation-in hit signal;

Figure 6D is a timing chart showing relative timing of on-chip signals responsive to the transition from 1 to 1 of a propagation-in hit signal;

Figure 7 illustrates logic gates to implement multiple match propagation in the system;

Figure 8 is a block diagram of a self-timed signal generator;

Figure 9 is a circuit diagram of a first example of a CAM chip;

Figure 10 is a circuit diagram of a second example of a CAM chip;

5 Figure 11 is a circuit diagram of a third example of a CAM chip;

Figure 12 illustrates a self-timed signal generator;

Figure 13 is a circuit diagram of a fourth example of a CAM chip;

Figure 14A illustrates a self-timed signal generator;

Figure 14B illustrates a self-timed signal generator;

10 Figure 15 is a block diagram of a fifth example of a CAM chip;

Figure 16 illustrates logic gates to implement appropriate full-chip timing of a self-timed signal to multiple CAM arrays; and

Figure 17 illustrates a logic gate to generate a propagation-out hit signal.

15 DETAILED DESCRIPTION

[0028] It is desirable to implement a multi-chip CAM that has the same simple three result outputs as a single-chip CAM (i.e., hit, match address and multiple match). It is further desirable to allow simple expandability from a one-chip to n-chip system, using nothing but a plurality n of instances of the same chip.

20

I. Concept Of A CAM Array

[0029] Figure 1A conceptually represents a single CAM array. A CAM array 110 has three outputs: i.e., hit ht, multiple match mt and match address sa. Array outputs, as well as other on-chip signals are denoted in this disclosure by lower-case lettering. Signals which travel on and off chip (via pins) are denoted by upper-case lettering. Hereinafter, whenever a CAM chip is shown, by implication the array is embedded on a CAM chip 120 as shown in Figure 1B. The simplest possible connections between the array outputs and the chip outputs are shown in Figure 1C.

25

II. An Efficient Manner Of The Connection Of Multiple CAM Chips

30

[0030] It is the intent of this invention to enable the connection of a plurality of CAM chips in an efficient manner.

[0031] To achieve cascability with simple expandability, the following are requirements for chip design:

35

(1) The multiple chips should be able to share as many control signals and buses as possible, to avoid the need for new board-level signals for each additional chip.

(2) In order for the combination of multiple chips to appear as a single entity, the over-all search result should be available at some pre-determined location in a system in which a plurality of CAM chips are cascaded. This applies to the encoded match address, a hit indication, and a multiple match indication, if one is provided. If this capability (of providing the result at a pre-determined location) is provided, it will not be required to sequentially poll the multiple chips to determine the search result.

40

(3) All chips in the cascade are required as identical, in terms of:

(a) actual physical composition;

45

(b) programmed capability, specifically "priority". A chip's priority should be inherently defined by its position in the cascade, and should not require programming of an on-chip register.

(4) The number of signals driven from chip-to-chip in a cascaded fashion should be minimized:

(a) The encoded match address is too wide to propagate in this fashion.

50

(b) The chip-to-chip "daisy-chain" signals should ideally have some meaning to the user, in addition to their utility in chip-to-chip signalling.

(5) It is clear from the above design requirements that all of the chips in the cascade will be capable of driving their individual match address results onto a single bus:

55

(a) There should be no contention problems on this bus.

(b) On-chip circuitry should determine which chip is to drive the bus; it is not required to have means for selecting a chip for enabling.

III. Maximization Of The Number Of Shared Signals

[0032] To maximize the number of shared signals, it is proposed that all chips in the multi-chip cascaded CAM use:

- 5 (1) A common input data bus for write data.
- (2) A common output data bus for read data.
- (3) A common address bus for randomly addressable writes and reads.
- (4) A common set of mode control signals, to determine which operation (write, read, or search) is being performed on the multi-chip CAM, as a whole.
- 10 (5) A common input bus for the search input (or "comparand").
- (6) A common output bus for the search result, which is usually the encoded address of a match. Note that the "result" could also be a data item stored together with, and associated with, the comparand. It may also be a series of data items, either:
- 15 (a) multiple encoded addresses, in the case of a multiple match search outcome
- (b) multiple items of associated data
- (c) a combination of the above

[0033] Note that the buses (1), (2), and (5) above may easily have dual or triple uses.

- 20 [0034] The following deals with the search function of the cascaded CAM, as the sharing of buses and control signals for memory reads and writes is well understood and documented in the literature.

IV. Concept Of A Multi-Chip CAM System

- 25 [0035] The system hit and multiple match results are available at the downstream end (the low priority end).
- [0036] The multiple match function need not necessarily be provided.
- [0037] The encoded address is available on the shared result bus. It may comprise:
- 30 (a) The result, as determined by the particular chip enabled to drive the bus, and as described by the common output bus description (6) above.
 - (b) The result plus an encoded address uniquely identifying the selected chip.

[0038] This encoded address need not propagate through multiple chips.

- 35 [0039] All chips are identical (aside from any optional identification encoding capability implied above), and priority is determined by location in the cascade: the further upstream, or the further to the left, the higher the priority. A higher priority match disables a lower priority match from driving the result bus.

[0040] The connection of hit, multiple match, propagation-in hit, and propagation-in multiple match pins as shown in Figure 2 implements a "daisy chain".

- 40 [0041] The observation of a given hit and multiple match pair will indicate the status of the entire system upstream (to the left) of that particular pair.

V. Embodiment Of A Multi-Chip CAM System

- 45 [0042] Referring to Figure 2 which shows a system according to an embodiment of the present invention, the system includes n CAM chips 120 which are cascaded and each of the CAM chips 120 provides match address signals SA to a common shared bus 122. Each of the CAM chips 120 has hit and multiple match input terminals for receiving the hit and multiple match signals (off-chip signals) HTI and MTI, respectively, from the upstream CAM chip 120 and hit and multiple match output terminals for providing the hit and multiple match signals HT and MT, respectively, to the downstream CAM chip 120. The hit and multiple match input terminals of the furthest upstream CAM chip 120 are connected to logic 0 terminals. The CAM chip 120 has numerous variations which will be described later. The system hit and multiple match results SHT and SMT are available at the far right side (the furthest downstream CAM chip 120). A clock generator 124 provides clock signals ck to the CAM chips 120. A search result observation circuit 126 is connected to the bus 122 and the hit and multiple match output terminals of the furthest downstream CAM chip 120.

- 50 [0043] Because the hit and multiple match results HT and MT provide information on the status of all or a portion of the system, rather than the status of a single chip, another means must be provided for determining the status of a given chip. A useful piece of status information is the ordinal location of the chip that has driven its result onto the bus 122 (i.e., the highest-priority chip with a match). The binary representation of the ordinal of the chip may be determined, in one possible way, by logic circuitry shown in Figure 3. This solution requires logic circuitry external to the CAM chips.

forming the cascade, using the hit signals as inputs.

[0044] Figure 3 shows the cascaded CAM chips with external logic circuits including n AND gates for determining which CAM chip is driving the common bus. Referring to Figure 3, each of the AND gates 128 has inverting and non-inverting input terminals. The hit input and output terminals of the CAM chip 120 are connected to the inverting and non-inverting input terminals of the respective AND gate 128. The n output signals from the AND gates 128 are fed to an n -to- $\log_2 n$ encoder 130.

[0045] Alternatively, the AND gates 128 may be integrated on-chip, with an additional pin on the CAM chip 120 provided to indicate whether the particular chip has the highest-priority hit, and is driving the bus 122. Also, search address results may be stored on-chip in registers (not shown). The output of the encoder 130 may be used to determine which chip's result register is read.

[0046] Above, it was stated in design requirement (5) that on-chip circuitry has to ensure that there is no contention on the common bus; i.e., more than one chip is never attempting to drive the bus 122 at one time. In order to implement this functionality on-chip, an internal self-timed signal is introduced. This signal goes low following the rising edge of the clock signal ck which initiates the search operation. It rises after valid data is present on the internal address bus, and on the internal hit status signal ht . Hence, transitions on the self-timed signal can be made to model those on the hit signal ht . Timing of these transitions is shown in Figure 4.

[0047] Given the signals shown in Figure 4, system hit status is propagated and it is ensured that only a single chip drives the shared result bus. This is accomplished with the logic shown in Figure 5 which shows how inter-chip signals are generated.

[0048] Figure 5 shows a CAM array with logic circuits for generating inter-chip signals. Referring to Figure 5, the CAM chip 120 contains a CAM array 110, an AND gate 132 with one inverting input, a transfer gate 134, an OR gate 136 with one inverting input and a buffer 138. A propagation-in hit signal hti from an off-chip signal HTI is fed to the inverting input terminal of the AND gate 132 and the OR gate 136. An internal self-timed signal st is provided to the AND gate 132 and the inverting input terminal of the OR gate 136. A hit signal ht from the CAM array 110 is fed to the AND gate 132 and the OR gate 136. A match address enable signal sae is fed from the AND gate 132 to the transfer gate 134. An address signal sa from the CAM array 110 is fed to the transfer gate 134, which prevents the address signal from passing through the gate when the enable signal sae is low. An off-chip address signal SA is provided by the transfer gate 134. A propagation-out hit signal hto from the OR gate 136 is fed to the buffer 138 which in turn provides an off-chip hit signal HT .

[0049] During the time interval when $st=0$ on all chips in the system, no chips are enabled to drive the bus 122. During the same interval, all hit signals HT in the cascade are at logic 1, due to $st=0$, doubly disabling SA output drivers through the propagation-in hit signal hti . This partial redundancy may be removed by re-timing the signals and decreasing the number of inputs to the gates. Note that such an approach would lead to a less robust design.

[0050] Waveforms of all of the relevant signals on a single chip are shown in Figures 6A - 6D, for the four different cases of the propagation-in hit signal hti (transition from 0 to 0, 1 to 0, 0 to 1, and 1 to 1). Note that the propagation-in hit signal hti is the on-chip propagation of the off-chip signal HTI .

[0051] As can be seen, correct operation is independent of (a) speed differences between chips and (b) inter-chip routing delay, because de-selection occurs on-chip, and only selection is gated by upstream off-chip signals. This feature also supports expandability, as additional chips added to a system may be subject to different processing conditions, or even a completely different fabrication technology.

[0052] When worst-case timing is characterized, the slowest path to selection will be from the propagation-in hit signal HTI input. The downward transition on the propagation-in hit signal HTI may further propagate to the propagation-out hit signal HT (assuming $ht=0$), such that the worst-case system performance is equal to that of a single chip standing alone, plus $(n-2)$ times the propagation-in hit signal HTI -to- HT delay plus the propagation-in hit signal HTI -to- SA delay.

System performance can be characterized by the following expressions:

$$t_{CH-SAV} = t_{CH-HTV} + (n-2) \times t_{HTIL-HTL} + t_{HTIL-SAV}$$

$$t_{CH-SAVSYS} = t_{CH-HITV} + (n-2) \times t_{HTIL-HTL} + t_{HTIL-SAV}$$

$$t_{CH-SHTV} = t_{CH-HTV} + (n-1) \times t_{HTIL-HTL}$$

$$t_{CH-HITSYS} = t_{CH-HITV} + (n-1) \times t_{HTIL-HTL}$$

[0053] Note that, without the self-timed signal st , disabling and enabling SA drive would be dependent on HTI timing. Bus contention would be difficult to prevent, and disable timing would depend on a chip's position in the cascade.

[0054] The multiple match signal MT , if present, must propagate in a similar way, with logic on each chip, in one example, shown in Figure 7 which illustrates logic gates to implement MT propagation in a cascaded CAM. Referring to Fig-

ure 7, the hit signal ht and the multiple match signal mt from the CAM array 110 are fed to an AND gate 142 and an OR gate 144, respectively. The propagation-in hit signal hti is fed to the AND gate 142, the output signal of which is fed to the OR gate 144. The multiple match signal mt is fed to the OR gate 144, the output signal of which is fed to a buffer 146. The off-chip multiple match signal MT is provided by the buffer 146.

VI. Generator Of A Self-Timed Signal

[0055] There are many possible circuits of self-timed signal generators. It is the intended scope of this invention to subsume any such circuit, provided the resulting self-timed signal st is employed as described above to enable contention-free result bus sharing.

[0056] In the description that follows, disclosed are examples of self-timed signal generators. These examples are meant to provide a broad view of implementation possibilities, and their descriptions in no way limit the scope of the foregoing part of this patent disclosure.

[0057] In a first example of a self-timed signal generator, shown in Figure 8, a simple delay line models the expected delay in the generation of a hit signal. Referring to Figure 8, the clock signal ck is fed to the reset input terminal R of a flip-flop 152. Also, the clock signal ck is fed to the set input terminal S of the flip-flop 152 through a chain of four buffers 154.

[0058] The falling edge of the self-timed signal st is generated by the rising edge of the clock signal ck, while the rising edge of the self-timed signal st is generated by a delayed version of the rising edge of the clock signal ck. The S/R (set/reset) latch shown in this and subsequent figures represents a logical function, and not necessarily a physical realization. Timing both edges of the self-timed signal st from the rising edge of the clock signal ck results in duty cycle independence. The delay of the delay chain can be set equivalent to the delay between the rising edges of the clock signal ck and the hit signal ht. Alternatively, if the clock signal ck duty cycle is known and well controlled, timing of the rising edge of the self-timed signal st may be controlled by the falling edge of the clock signal ck. Note that hit timing must be predictable, in order to employ this example; it is not appropriate in a modular or scalable design, in which the hit signal delay may vary from implementation to implementation.

VII. Examples Of CAM Arrays

VII-1. First Example

[0059] Figure 9 shows a first example of the CAM array which is implemented in the CAM chip 220. In the CAM array, a single chip CAM of $w (=4)$ words $\times b (=4)$ bits is implemented as an array with w rows and b columns. The CAM array includes $w \times b (=16)$ core cells 230, each cell being at the intersection of a match line 232 and a pair of bit lines 234. A pair of bit lines 234 carry differential data representing a single bit, rather than two bits of data. Each core cell 230 acts to store a single bit of data and is capable of performing a single-bit comparison (logical exclusive NOR (XNOR)) operation, in addition to its bit storage capability. In Figure 9, the cells 230 belonging to a given word are connected to the match line of that word in a logical NOR fashion. The structure of the CAM array is known. See a paper by K.J. Schultz et al. entitled "Architectures for Large-Capacity CAMs", INTEGRATION: the VLSI Journal, Vol. 18, pp. 151-171, 1995, which is incorporated herein by reference.

[0060] The bit lines for differential data are connected to reference word storage and bit line drivers 236 which receive input data D for loading the contents of the CAM array and for the search reference word. Data stored in the array's core cells 230 are searched by applying a reference word on the bit lines 234.

[0061] When differential data is asserted on a pair of bit lines 234 in a search operation, the core cell 230 compares its stored data bit with this differential data (also known as reference data, or a single bit of the comparand). When the stored data is not equal to the reference data, the core cell 230 pulls the match line 232 (which is precharged to a logical high state) down to a low state. When the stored data is equal to the reference data, the cell 230 has no effect on the match line 232 to which it is connected. Because all b core cells 230 in a given word are connected to the match line 232 in the same way, the match line 232 will be pulled low if any bit in its word is unequal to (or mismatches) the corresponding reference bit. The match line 232 remains in a logical high state only if all bits in its word match their corresponding reference bits.

[0062] The CAM array includes an encoder 238 which is connected to the match lines 234. The encoder 238 produces three outputs that represent the result of the search operation. The "ht" signal is asserted to a logical high state if any of the w words is storing data which has matched the reference data. The binary address of this matching word is encoded onto the "sa" output. In the event that a plurality of words have matched the reference data, the multiple match signal "mt" is asserted to a logical high state. In this event, the address sa output of the encoder 238 may produce (a) an invalid result, (b) an address representing the location of a single one of the multiple matches, or (c) a sequence of outputs, representing the locations of each of the matched words. Note that some applications may not

require the multiple match result, and all references to the multiple match function may be eliminated from this disclosure, without loss of utility.

VII-2. Second Example

[0063] Figure 10 shows a second example of the CAM array which is implemented in a CAM chip 320. In the CAM array, the words are divided into two halves, and the results of the match on each half word are combined. Each of the two halves is provided with an array of 4 rows x 4 columns. The array includes 16 core cells 330, each being at the intersection of a match line 332 and a pair of bit lines 334 which carry differential data representing a single bit. The bit lines 334 for differential data are connected to reference word storage and bit line drivers 336 which receive input data D for loading the contents of the CAM array and for the search reference word. Data stored in the array's core cells 330 are searched by applying a reference word on the bit lines 334.

[0064] Each core cell 330 acts to store a single bit of data and is capable of performing a single-bit comparison (logical exclusive NOR (XNOR)) operation, in addition to its bit storage capability. In Figure 10, the cells 330 belonging to a given word are connected to the match line of that word in a logical NAND fashion. The core cells 330 of each word are chained in the respective match line 332. Each of the match lines 332 of one half is connected via an inverter 338 to an AND gate 320, the output terminal of which is connected via a multiple match line 342 to an encoder 344.

[0065] In Figure 10, the connection (in each half word) is in a logical NAND. The match line 332 will only have a downward transition, if all of the bits in the half word are equal to the reference data. Hence, the path to ground for the match line 332 is serial (a "match line chain") rather than parallel, and the path is made conductive (i.e., the circuit is closed) in the event of a match, rather than a mismatch.

[0066] The advantage of this technique is due to the much smaller number of match lines 332 subject to a transition in each search operation: one per match in the example shown in Figure 10, compared to one per mismatch in the prior art circuit shown in Figure 10. This reduces power dissipation considerably, allowing the realization of larger storage capacities. The division of the word into halves decreases the length of the NAND chain, thus increasing speed.

[0067] The example of a CAM array shown in Figure 10 also includes means of placing multiple words in a physical row, by employing an upper metal layer above the core cell for the multiple match lines 342. This further increases the storage capacity that can be realized.

[0068] The CAM array produces three outputs ht, sa and mt that represent the result of the search operation, and these may all be generated by the encoder 344. The "ht" signal is asserted to a logical high state if any of the w words is storing data which has matched the reference data. The binary address of this matching word is encoded onto the "sa" output. In the event that a plurality of words have matched the reference data, the multiple match signal "mt" is asserted to a logical high state. In this event, the address (sa) output of the encoder may produce (a) an invalid result, (b) an address representing the location of a single one of the multiple matches, or (c) a sequence of outputs, representing the locations of each of the matched words.

[0069] Note that there are many other possible CAM arrays, and the invention herein described may be used to add cascability to any of these examples.

[0070] The basic function of a single CAM array does not change from that of the examples described above, in the case when a plurality of arrays (on a plurality of chips) are cascaded together to realize a capacity larger than that which may be realized by a single array on a single chip.

VII-3. Third Example

[0071] Figure 11 shows a third example of the CAM array. It produces a "modelmiss" signal which tracks variable hit delay, and is an extension of the first CAM array described above (and shown in Figure 9). Figure 12 shows the accompanying self-timed signal generator.

[0072] The falling edge of the self-timed signal st is initiated by the rising edge of the clock signal ck (directly or indirectly), and the rising edge of the self-timed signal st is initiated by the signal modelmiss. An extra row is provided in the CAM array for the purpose of generating timing information. The core cells along this row are modifications of the standard core cell 410 (identical to the core cell 230 in Figure 9). An always-miss core cell 420 is placed at the end of the model match line 422 farthest from the encoder 418, while the rest of the row is populated with always-match core cells 430. The slowest possible (single-word) search result in a standard NOR match line implementation is a single-bit miss, and it is modelled by this arrangement. The downward transition on the modelmiss signal corresponds with the instance at which valid data is guaranteed on the hit signal ht. Note that, in order to generate the hit signal polarities shown in previous timing diagrams, the hit signal should also initially be driven low in a preconditioning transition immediately following the rising edge of the clock signal ck.

VII-4. Fourth Example

[0073] A fourth example includes circuitry to track hit delay in a CAM array implemented according to the second CAM array described above (and shown in Figure 10). This is shown in Figure 13. Accompanying self-timed signal generators are shown in Figures 14A and 14B. The falling edge of the self-timed signal st is initiated by the rising edge of the clock signal ck (directly or indirectly), and the rising edge of the self-timed signal st is initiated by the signal modelhit. An extra row is provided in the CAM array for the purpose of generating timing information. The core cells along this row are modifications of the standard core cell 510 (identical to the core cell 330 in Figure 10). An always-match core cell 512 is used throughout model match line chains 514. The slowest possible (single-word) search result in this NAND match line implementation is a match, and it is modelled by this arrangement. The upward transition on the modelhit signal corresponds to the instance at which valid data is guaranteed on the hit signal ht. Note that, in order to generate the hit signal polarities shown in previous timing diagrams, the hit signal should also initially be driven low in a preconditioning transition immediately following the rising edge of the clock signal ck. Because modelhit has the same polarity as the self-timed signal st, the self-timed signal drive circuit may be removed, and modelhit may be used as the self-timed signal st, as shown in Figure 14B.

VII-5. Fifth Example

[0074] Figure 15 is a block diagram of a circuit using a plurality of word slices using the same match logic as the second CAM array where a self-timed signal generation in this arrangement employs a model global data line.

[0075] A fifth example of the self-timed signal generator can be used to track hit delay in a CAM array with a plurality of the vertical word slices employed in the second CAM array, as shown in Figure 15. The plurality of word slices allows the realization of larger capacities. Because all bits of the comparand D must be bused to all word slices, a global data bus 622 is employed. Timing information may be embedded in the global data bus 622, in the form of a model global data line 624. The model global data line 624 is driven such that its first transition approximately coincides with the downward transition of the hit signal ht. The model global data line 624 is also used to provide timing information to the CAM array, guaranteeing this coincidence. The falling edge of the self-timed signal st is initiated by the first transition of the model data line, and the rising edge of the self-timed signal st is initiated by the signal modelhit. An extra row is provided in the word slice of the CAM array farthest from the encoder, for the purpose of generating timing information. The core cells along this row are modifications of the standard core cell 610 (identical to the core cell 330 in Figure 10). An always-match core cell 612 is used throughout model match line chains 614. The slowest possible (single-word) search result in this NAND match line implementation is a match, and it is modelled by this arrangement. The upward transition on the modelhit signal corresponds with the instance at which valid data is guaranteed on the hit signal ht. Note that, in order to generate the hit signal polarities shown in previous timing diagrams, the hit signal ht should also initially be driven low in a preconditioning transition following the rising edge of the clock signal ck, with its timing governed by the model global data line. As in the previous two examples, delay of the modelhit signal through the encoder is meant to track that of the hit signal ht through the encoder. Where the encoder is realized with random logic, this may be achieved by a delay chain. Where the encoder is realized as a read-only memory (ROM), delay matching may be achieved with a model ROM bit line.

[0076] Note that a NOR match line CAM array may also be implemented in a word slice fashion to achieve higher capacities. The self-timed signal may be generated by combining the model match line from Figure 11 with the model global data line from Figure 15.

[0077] Figure 16 illustrates logic gates to implement appropriate full-chip timing of the self-timed signal st, in the case when a CAM chip comprises multiple CAM arrays.

[0078] When the CAM on each chip is composed of multiple arrays, each CAM array 710 has its own "htj" and "stj" signals, it is necessary to widen the duration of the pulse of the self-timed signal st, to allow for the delay in combining individual signals into the hit signal ht. Figure 16 shows an example of this pulse-widening, in which a single stj signal is logically ORed by OR gate 712 with a delayed version of the same stj (referred to as "stm"), said version having passed through a delay similar to that of the array hit signal htj to ht.

[0079] Another example, shown in Figure 17, brings both stm and stj to the propagation-out hit signal hto gate (see Figure 5). Both examples of Figures 16 and 17 prevent a downward glitch on the propagation-out hit signal hto when the propagation-in hit signal hti = 0 and hit makes an upward transition following stj. This same sequence of transitions is not consequential to the sae gate of Figure 5, and no changes to it, similar to Figure 17, are required.

[0080] The CAM array is not limited to ones shown in Figures 9, 10, 11, 13 and 15. There are many variations. For example, the data comparison function of a CAM array is not performed by the core cells and is performed by separate comparators placed adjacent to the core cells. Such a CAM array is described in United States Patent Application No. 08/748,928 entitled "Large-Capacity Content Addressable Memory", filed on November 14, 1996 by K.J. Schultz et al, which is incorporated herein by reference.

[0081] In the system in which a plurality of CAM chips are cascaded according to the embodiment of the present invention, status registers, address result propagation, last-device identification, or storage of common entries are not employed.

[0082] It is understood that there are many possible variations in embodiment detail that are logically subsumed by this invention disclosure, including different signal polarities, equivalent Boolean gate-level implementations, small timing variations, and so on.

Claims

1. A system comprising:

a common bus; and
a plurality of content addressable memory (CAM) chips which are cascaded and connected to the bus, each of the CAM chips comprising an array of core cells of w words \times b bits and encoding means, the core cell comprising data storage means, the CAM chip being able to provide through the encoding means hit and match address signals resulted from search operation,
each of the CAM chips comprising:
means for propagating the hit signal from chip to chip; and
means for providing the address signal to the bus.

2. The system of claim 1, wherein the CAM chip further comprises driving means for deciding which CAM chip is allowed to provide the address signal to the bus.

3. The system of claim 2, wherein the driving means comprises means for preventing more than one CAM chip from providing the address signal to the bus simultaneously.

4. The system of claim 2, wherein the chip comprises means for causing the driving means to be disabled based on signals generated on-chip and enabled by a signal propagating from upstream in the cascade.

5. The system of claim 1, further comprising means for observing the search results for the cascaded CAM chips from the hit signal of the furthest-downstream chip and the match address signal on the bus.

6. The system of claim 1, further comprising means for determining the priority of chips in the cascaded CAM chips by position, such that the further upstream a chip is, the higher the priority.

7. The system of claim 1, wherein each of the CAM chips further provides multiple match indication on search operation through the encoding means and further comprises means for propagating the multiple match indication from chip to chip.

8. The system of claim 1, wherein the CAM chip further comprises means for providing the match address signal to the bus in a sequence of subsequent cycles in a case of more than one match address.

9. The system of claim 1, further comprising means for encoding the ordinal location of the highest-priority chip with a match from among the cascaded multiple CAM chips.

10. The system of claim 1, wherein the CAM chip further comprises self-timing means for generating a self-timed signal for the chip's operation, in response to a clock signal.

11. The system of claim 10, wherein the CAM chip further comprises means for determining the hit output of each CAM chip being logically determined as the logic OR of three signals:

the inverted self-timed signal;
the hit input signal; and
the on-chip hit result.

12. The system of claim 11, further comprising a four-input OR gate, wherein the self-timed signal being optionally decomposed into two inputs of the four-input OR gate, with one input being a delayed self-timed signal so as to widen the self-timed signal pulse to allow for the delay due to the combination of search results from among multi-

ple on-chip CAM arrays.

13. The system of claim 11, wherein the CAM chip comprises a plurality of CAM arrays and the self-timed signal is the logic OR of:

5

a fast self-timed signal generated directly by one of the CAM arrays; and
a slow self-timed signal generated by logic circuitry which models the delay experienced by a hit signal logic circuit.

- 10 14. The system of claim 10, wherein the CAM chip further comprises self-timing means for generating a self-timed signal for the chip's operation, in response to a clock signal.

15

20

25

30




35

40

45

50

55






FIG. 4




FIG. 5

FIG. 6A




FIG. 6B




FIG. 6C





FIG. 6D






FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14A



FIG. 14B




FIG. 15




FIG. 16





FIG. 17



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 899 743 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
04.08.1999 Bulletin 1999/31

(51) Int. Cl.⁶: G11C 15/04

(43) Date of publication A2:
03.03.1999 Bulletin 1999/09

(21) Application number: 98202045.5

(22) Date of filing: 18.06.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 28.08.1997 US 919227

(71) Applicant:
NORTEL NETWORKS CORPORATION
Montreal, Quebec H2Y 3Y4 (CA)

(72) Inventors:
• Schultz, Kenneth James
Kanata, Ontario K2K 2B6 (CA)
• Gibson, Garnet Frederick Randall
Nepean, Ontario K2G 5V5 (CA)
• Shafari, Farhad
Nepean, Ontario K2J 4K8 (CA)

(74) Representative:
Humphrey-Evans, Edward John et al
Nortel Networks
Intellectual Property Law Group
London Road
Harlow, Essex CM17 9NA (GB)

(54) Content addressable memory system

(57) A system includes a plurality of content addressable memory (CAM) chips which are cascaded and connected to a common bus. Each of the CAM chips provides search results (hit, match address and multiple match). A hit signal and a multiple match signal are propagated from chip to chip. A system hit result is

given from the furthest down stream CAM chip. The match address result of the system is given from the common bus, where on-chip self-timed signals guarantee that there is no driving contention on the bus.




FIG. 2

EP 0 899 743 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 20 2045

| DOCUMENTS CONSIDERED TO BE RELEVANT | | | |
|--|--|--|--|
| Category | Citation of document with indication, where appropriate, of relevant passages | Relevant to claim | CLASSIFICATION OF THE APPLICATION (Int.Cl.6) |
| X | TADATO YAMAGATA ET AL: "A 288-KB FULLY PARALLEL CONTENT ADDRESSABLE MEMORY USING A STACKED -CAPACITOR CELL STRUCTURE" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 27, no. 12, 1 December 1992, pages 1927-1933, XP000329045 | 1-3,5 | G11C15/04 |
| Y | * page 1929, column 1, paragraph 2 - page 1930, column 2, paragraph 2 * * figures 4,5 * * table 1 * | 7,8,10,14 | |
| Y | US 4 670 858 A (ALMY THOMAS A) 2 June 1987 * column 3, line 29 - line 47 * * column 5, line 46 - line 56 * * column 6, line 49 - line 68 * * figures 4,5 * | 7,8 | |
| Y | "SELF-TIMED HIT CIRCUIT FOR A CONTENT ADDRESSABLE MEMORY" IBM TECHNICAL DISCLOSURE BULLETIN, vol. 38, no. 2, 1 February 1995, page 65/66 XP000502392 * the whole document * | 10,14 | TECHNICAL FIELDS SEARCHED (Int.Cl.6) G11C G06F |
| A | MOORS T ET AL: "CASCADING CONTENT-ADDRESSABLE MEMORIES" IEEE MICRO, vol. 12, no. 3, 1 June 1992, pages 56-66, XP000277663 * page 59, column 2, paragraph 1 - page 64, column 1, paragraph 4 * * figures 3-7 * | 1 | |
| The present search report has been drawn up for all claims | | | |
| Place of search THE HAGUE | | Date of completion of the search 14 June 1999 | Examiner COLLING, P |
| CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document | | | |

EPO FORM 1503 03 92 (P04C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 20 2045

| DOCUMENTS CONSIDERED TO BE RELEVANT | | | |
|---|--|--|--|
| Category | Citation of document with indication, where appropriate, of relevant passages | Relevant to claim | CLASSIFICATION OF THE APPLICATION (Int.Cl.6) |
| A | KANAD GHOSE: "THE ARCHITECTURE OF RESPONSE-PIPELINED CONTENT ADDRESSABLE MEMORIES" MICROPROCESSING AND MICROPROGRAMMING, vol. 40, no. 6, 1 July 1994, pages 387-410, XP000457402 * page 391, column 1, paragraph 1 - page 395, column 2, paragraph 2 * * figures 3,4 * | 1 | |
| A | PATENT ABSTRACTS OF JAPAN vol. 097, no. 002, 28 February 1997 & JP 08 273376 A (KAWASAKI STEEL CORP), 18 October 1996 * abstract * | 4 | |
| D,A | US 5 568 416 A (KAWANA KEIICHI ET AL) 22 October 1996 * column 4, line 34 - column 7, line 50 * | 6,9 | |
| D,A | US 5 289 403 A (YETTER JEFFRY D) 22 February 1994 * abstract * * column 1, line 1 - column 3, line 30 * | 10-14 | |
| The present search report has been drawn up for all claims | | | TECHNICAL FIELDS SEARCHED (Int.Cl.5) |
| Place of search THE HAGUE | | Date of completion of the search 14 June 1999 | Examiner COLLING, P |
| <p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p> | | | |

EPO FORM 1503 03 82 (P4/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 20 2045

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-06-1999

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|---|---------------------|----------------------------|---------------------|
| US 4670858 A | 02-06-1987 | JP 1624712 C | 18-11-1991 |
| | | JP 2045277 B | 08-10-1990 |
| | | JP 60005498 A | 12-01-1985 |
| US 5568416 A | 22-10-1996 | CN 1119775 A | 03-04-1996 |
| | | JP 8138384 A | 31-05-1996 |
| US 5289403 A | 22-02-1994 | NONE | |

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82